


| | | |
|--|--|---------------------------------|
| INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449 | Attorney Docket No. 2885/29 | Serial No. 09/494,567 |
| | Applicant(s) VORBACH et al. | |
| | Filing Date January 31, 2000 | Group Art Unit 2181 |



| U. S. PATENT DOCUMENTS | | | | | | |
|------------------------|---------------------------|-------------------------|----------------|-------|-----------|--------------|
| EXAMINER'S INITIALS | PATENT PUBLICATION NUMBER | PATENT PUBLICATION DATE | NAME | CLASS | SUB CLASS | FILING DATE* |
| TM A | 6,697,979 | February 24, 2004 | Vorbach et al. | | | |
| | | | | | | |
| | | | | | | |

| FOREIGN PATENT DOCUMENTS | | | | | | | |
|--------------------------|-----------------|-----------------|---------|-------|-----------|-------------|----|
| EXAMINER'S INITIALS | DOCUMENT NUMBER | DATE | COUNTRY | CLASS | SUB-CLASS | TRANSLATION | |
| | | | | | | YES | NO |
| TM B | 0 726 532 | August 14, 1996 | EPO | | | | |
| | | | | | | | |

| | | OTHER DOCUMENTS | |
|---------------------|----|---|--|
| EXAMINER'S INITIALS | | AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC. | |
| TM | 1 | Myers, G. "Advances in Computer Architecture," Wiley-Interscience Publication, 2nd ed., John Wiley & Sons, Inc., 1978, pp. 463-494. | |
| TM | 2 | M. Saleeba, "A Self-Contained Dynamically Reconfigurable Processor Architecture," Sixteenth Australian Computer Science Conference, ASCS-16, QLD, Australia, February, 1993, pp. 59-70. | |
| TM | 3 | Maxfield, C. "Logic that Mutates While-U-Wait" EDN (Bur. Ed) (USA), EDN (European Edition), 7 November 1996, Cahners Publishing, USA, pp. 137-140, 142. | |
| TM | 4 | Baumgarte, V., et al., PACT XPP "A Self-reconfigurable Data Processing Architecture," PACT Info. GMBH, Munchen Germany, 2001, 7 pages. | |
| TM | 5 | Jantsch, Axel et al., "A Case Study on Hardware/software Partitioning," Royal Institute of Technology, Kista, Sweden, April 10, 1994 IEEE, pp. 111-118. | |
| TM | 6 | Becker, J. et al., "Parallelization in Co-compilation for Configurable Accelerators - a Host/accelerator Partitioning Compilation Method," proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, February 10-13, 1998, 11 pages. | |
| TM | 7 | Isshiki, Tsuyoshi et al., "Bit-Serial Pipeline Synthesis for Multi-FPGA Systems with C++ Design Capture," 1996 IEEE, pp. 38-47. | |
| TM | 8 | Weinhardt, Markus, "Ubersetzungsmethoden fur strukturprogrammierbare rechner," Dissertation for Doktors der Ingenieurwissenschaften der Universitat Karlsruhe: July 1, 1997 [Weinhardt, M. "Compilation Methods for Structure-programmable Computers", dissertation, ISBN 3-89722-011-3, 1997], 154 pages.* | |
| TM | 9 | Weinhardt, Markus et al., "Pipeline Vectorization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 2, February 2001, pp. 234-248. | |
| TM | 10 | Weinhardt, Markus et al., "Pipeline Vectorization for Reconfigurable Systems", 1999, IEEE, pages 52-62. | |
| TM | 11 | Hammes, Jeff et al., "Cameron: High Level Language Compilation for Reconfigurable Systems," Department of Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, October 12-16, 1999, 9 pages. | |
| TM | 12 | Wada et al., "A Performance Evaluation of Tree-based Coherent Distributed Shared Memory" Proceedings of the Pacific RIM Conference on Communications, Comput and Signal Processing, Victoria, May 19-21 1993, pp. 390-393. | |

* Citation #9, the Weinhardt et al. IEEE February 2001 article, is a representative technical disclosure for this Weinhardt dissertation.

| | | |
|--|--|---------------------------------|
| INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449 | Attorney Docket No. 2885/29 | Serial No. 09/494,567 |
| | Applicant(s) VORBACH et al. | |
| | Filing Date January 31, 2000 | Group Art Unit 2181 |

| OTHER DOCUMENTS | | | | | |
|--|---|-----------------|-----------------------|-----------------|-------------------|
| EXAMINER'S INITIALS | AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC. | | | | |
| TM 13 | Mirsky, E. DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, 1996, pp. 157-166. | | | | |
| TM 14 | Cardoso, J.M.P., "Compilation of Java™ Algorithms onto Reconfigurable Computing Systems with Exploitation of Operation-Level Parallelism," Ph.D. Thesis, Universidade Tecnica de Lisboa (UTL), Lisbon, Portugal October 2000 (Table of Contents and <u>English Abstract only</u>). | | | | |
| 15 | Xilinx, "Logic Cell Array Families: XC4000, XC4000A and XC4000H," product description, pp. 2-7, 2-9, 2-14, 2-15, 8-16, and 9-14. NOT CONSIDERED - COPY NOT LEGIBLE | | | | |
| TM 16 | Hauser, J.R. et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pages 24-33. | | | | |
| TM 17 | Iseli, C., et al. "A C++ Compiler for FPGA Custom Execution Units Synthesis," IEEE. 1995, pp. 173-179. | | | | |
| <table border="1"> <tr> <td>EXAMINER</td> <td><i>Anna L. Memske</i></td> <td>DATE CONSIDERED</td> <td>10/13/2006</td> </tr> </table> | | EXAMINER | <i>Anna L. Memske</i> | DATE CONSIDERED | 10/13/2006 |
| EXAMINER | <i>Anna L. Memske</i> | DATE CONSIDERED | 10/13/2006 | | |
| <u>EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.</u> | | | | | |